Abstract-This work describes a low-noise photodetector integrated circuit (PDIC) implemented in 0.5µm BiCMOS technology. At a data rate of 6Gbps it reaches sensitivities of -21.0dBm and -18.2dBm at wavelengths of 660nm and 850nm, respectively.
I. INTRODUCTION
ince high speed vertical cavity surface emitting lasers (VCSELs) with short wavelength are available, low-cost high-performance optical links are coming into sight. Especially because silicon can be used directly for light detection, the need for an expensive III-V photodetector and the interfacing to silicon circuits is eliminated. The two most important attributes the receiver has to fulfill are high speed and high sensitivity. There is a long tradition in implementing photodiodes together with amplifying circuits in silicon, but high sensitivity at high data rates is not to achieve in standard technology since integrated photodiodes suffer from low speed [1] . The reason for this is that the light penetrates deeper into silicon than the space-charge region of a pn-diode does, resulting in a slowdown of the photodiode due to generation of diffusion currents. These slow tails of the photocurrent can be suppressed if base-collector diodes in standard-buried collector bipolar technology are used as a detector, but due to the thin epitaxial layer, capacitance is high and quantum efficiency is low, leading together to a poor sensitivity [2] . In [3, 4] lateral photodiodes were implemented in a SOI technology in a thin silicon layer, whereby the slow diffusion currents generated deep in the substrate are blocked due to the insulating buried oxide layer. For these thin photodiodes the quantum efficiency is low (10%) leading to a low sensitivity. To deal with slow photodiodes in an 180nm standard CMOSprocess [5] , the response of the photodiode was carefully analyzed and compensated with an integrated equalizer. The results showed high speed with good sensitivity. One disadvantage of this approach is that the equalizer can only be optimized for one wavelength. A clean solution for . monolithically integrated receivers with nearly wavelength independent high sensitivity and high speed is a pin photodiode realized with a thick low-doped epi-layer proposed by [6] . This kind of detector was implemented in [7] and in this work. It has the advantage of high quantum efficiency, inherent suppression of large diffusion tails from the substrate and the possibility to supply the photodiode from a higher voltage than circuit voltage. Compared to [7] a correction circuit for the frequency response was implemented and the front end was optimized, which results in a significantly better sensitivity and a nearly doubled transimpedance bandwidth product. The process used here was also used to implement a CD/DVD receiver [8] showing the usability for mass production. Table 1 lists all the mentioned publications with the most important results. The pin photodiode proposed by [6] is shown in fig.1 . The cathode is formed by an n + buried layer which is connected to the surface with n + regions. The thick intrinsic zone was realized with an epitaxial layer with a thickness of about 15µm and an n -doping of the order of 10 -13 cm -3 [6] . The anode consists of a p + doped region to achieve lowest series resistance. At the top of the anode there exists an antireflection coating (ARC) to increase the quantum efficiency. The p-type substrate doping concentration is reconstructed with deep p-type regions in the circuit region of the PDIC.
In fig.2 the responsivity of an unpackaged photodiode for a wavelength range from 600nm to 850nm is shown. The photodiode offers responsivities of 0.36A/W at 660nm and 0.26A/W at 850nm. 
III. PDIC STRUCTURE
The PDIC integrates a PIN photodiode (PD) and an amplifier in one integrated circuit. The PD was supplied from an external 17V source. In fig. 3 the principle schematic of the complete receiver can be seen. The photocurrent is amplified by a transimpedance amplifier (TIA) with a variable feedback resistor, realized with an N-MOS transistor (M1). The core amplifying element of the transimpedance amplifier is a bipolar transistor (T1), which is optimized in size and current density for lowest noise. The collector network (R1, R2, C1) ensures the optimum operating condition for the transistor T1. The disadvantage of this network is that the frequency response shows a slight lag characteristic which reduces the sensitivity of the receiver in the order of 1dB due to intersymbol interference (ISI). To improve the sensitivity of the receiver again the ISI was removed with a correction circuit.
There exists also a controlling circuit which produces a to be in average zero by injecting the average photocurrent into the dummy-TIA. This controlling mechanism was implemented since the optical signal always has an offset and "1" and "0" bits must be limited symmetrically to avoid large jitter and shifting of the eye crossing. The limiting pre-driver and limiting driver together offer a gain of 30dB and are capable to drive a differential load of 100 with a maximum differential voltage of 0.8V pp . 
IV. MEASUREMENT RESULTS
Generally all measurements were performed at a chip which was bonded on a PCB with 50 microstrip lines and supply blocking capacitors to achieve maximum performance.
The frequency response ( fig. 4) was measured with a network analyzer HP8753E which was calibrated with a reference detector to remove the influence of cables and of the laser diodes. This measurement was done at the two wavelengths of 660nm and 850nm with minimum gain setting (V T =5V). Upper 3dB cut-off frequencies of 2.64GHz and 2.35GHz, respectively, were obtained. At 850nm and above 100MHz a 1dB diffusion tail is visible, lowering the cut-off frequency by about 300MHz and reducing the possible sensitivity due to a slight ISI.
Bit error measurements were performed with the help of a bit error analyzer which counts the failing bits. For this purpose the laser diode was directly modulated from a pseudo random bit-sequence (PRBS) generator. Bit error rate was measured for various power levels and two lengths of PRBS of 2 15 -1 and 2
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-1, especially at high transimpedances and low bit rates, since the lower cut-off frequency is significantly higher than 100kHz, so ISI is present for long bit sequences. In figure 5 the results of the BER in dependence of incident power for various bit rates are shown for a wavelength of 850nm. Table II gives the results for the sensitivity for a BER of 10 -9 , maximum applicable incident power and optical dynamic range at a wavelength of 850nm together with the reached total transimpedances. The BER measurements were also done at the wavelength of 660nm, Table III gives the results for sensitivity, transimpedances, maximum applicable optical power and resulting optical dynamic range for data rates from 1 to 6Gbps. Under consideration of the bandwidth of the photodiode and at V T =5V a maximum differential transimpedance bandwidth product of 270THz into a differential 100 load was achieved. The current consumption of the whole receiver including the pre-driver and driver was 32mA which results with a 5V supply voltage in a total power consumption of 160mW. The 50 driver participates with 100mW. The front end (one TIA) alone consumes only 9mW and offers dependent on the gainsetting voltage V T (bit rate) a transimpedance from 3.2k (V T =4.5V, 6Gbps) up to 14k (V T =2.15V, 1Gbps). V. CONCLUSION
A low-cost high-performance optoelectronic receiver with a modified BiCMOS process was realized. This fully integrated receiver reaches to our knowledge the best sensitivity at and above 2 Gbps for wavelengths of 660nm and 850nm. At 6Gbps a sensitivity of -18.1dBm at 850nm was achieved which is 19dB better than previously published results. Additionally an overall differential transimpedance bandwidth product of 270THz into a differential 100 load was demonstrated. The chip occupied a total area of 870×720µm².
